Title:
|
Emitter Optimization on a-Si:H/c-Si Heterojunction Solar Cells for Isotextured Wafers
|
|
Author(s):
|
Schuettauf, J.W.A.; Komatsu, Y.; Geerligs, L.J.; Mai, Y.; Bink, A.; Spee, D.A.; Schropp, R.E.I.
|
|
Published by:
|
Publication date:
|
ECN
Solar Energy
|
8-9-2008
|
|
ECN report number:
|
Document type:
|
ECN-M--08-059
|
Conference Paper
|
|
Number of pages:
|
Full text:
|
4
|
Download PDF
|
Presented at: 23rd European Photovoltaic Solar Energy Conference and Exhibition, Valencia, Spain, 1-5 september 2008.
Abstract:
In this work we report on the emitter optimization on isotextured n-type FZ c-Si wafers for a-Si:H/c-Si heterojunction solar cells. At ECN, three different types of isotexturing have been developed. From lifetime measurements performed on passivated isotextured wafers, it was concluded that two of the three types of texturing are compatible with our silicon heterojunction process. The next step was to optimize the heterojunction emitter on the isotextured wafers. The emitter structure, consisting of a thin intrinsic layer and a p-layer has been deposited in a medium sized area (30 cm x 40 cm) PILOT reactor by means of 13.56 MHz RF PECVD. As a p-layer, we found that an a-Si:H p-layer with a thickness of around 20 nm gave the best results. Finally, we performed a thickness series of an already optimized i-layer for the isotextured wafers. We found that the optimal i-layer thickness on these isotextured wafers (10 nm) is higher than on flat polished wafers (7 nm). The newly optimized structure finally led to an efficiency of 16.4% with a VOC of 623 mV, a JSC of 34.2 mA/cm2 and a FF of 77%. An important next step in our research will be to extend the results shown in this paper to isotextured mc-Si wafers.
Back to List